Sponsor


Half-length PCI Express DSP card with Virtex-6 FPGA introduced by Innovative Integration

February 12, 2012

Posted by John Keller

SIMI VALLEY, Calif., 12 Feb. 2012. Innovative Integration in Simi Valley, Calif., is introducing the PEX6-COP field-programmable gate array (FPGA)-based half-length PCI Express desktop or server coprocessor card featuring the Xilinx Virtex-6 FPGA family for digital signal processing (DSP) applications such as radar, signals intelligence (SIGINT), or wireless communications.

The card integrates the computing core via an industry-standard FPGA Mezzanine Card (FMC) I/O module, and the Xilinx FPGA comes in densities to LX550 and SX475, Innovative Integration officials say. The SX475 provides more than 2000 DSP MAC elements operating at clock speeds to 500 MHz. The FPGA core has two 18-megabyte QDRII+ SRAM banks, two 1024-megabyte LPDDR2 DRAM banks, and a 128-megabyte DDR3 bank. Each memory is connected to the FPGA and is independent.

For system communications, the PEX6-COP has a PCI Express and a secondary x4 port. The PCI Express port is a x8, Gen2 interface capable that moves data as quickly as 3 gigabytes per second sustained operation with 4 gigabytes per second burst rate. The secondary port can be used as Aurora ports (x4 to x1), as a second PCI Express x4 port, or using a custom protocol.

A VITA-57 FMC site, which provides configurable I/O for the PEX6-COP supports the connector, with more than 80 LVDS pairs connected to the FPGA and x10 lanes that move data as quickly as 5 gigabits per second per lane. The FMC also adapts to application-specific custom modules.

The card uses less than 15 Watts of power in typical operation. The card is available rated for operating temperatures from -40 to 85 degrees Celsius, and 100 percent humidity with conformal coating.

The FPGA logic can be customized using the Frame Work Logic tool set. The toolset provides support for both MATLAB and RTL designs. The MATLAB BSP supports real-time hardware-in-the-loop development using the graphical, block diagram Simulink environment with Xilinx System Generator. IP cores for a range of signal processing cores for applications such as wireless, RADAR and SIGINT such as DDC, demodulation, and FFT are also available.

Software tools for host development include C++ libraries and drivers for Windows and Linux. Application examples demonstrating the module has are provided. For more information contact Innovative Integration online at www.innovative-dsp.com.

Social Media Tools

Sponsored by:
Recommend this Article Recommend this Article () You Recommended this Article You Recommended this Article ()

REPRINTS: Is your company featured in this article? Click here to purchase reprints.            Go to Home Page


Most Popular Articles

Wire News provided by   

Webcasts

Upcoming

High Performance Embedded Computing for Rugged Mobile Applications

High-performance embedded computing, often referred to as HPEC, is increasing in importance for rugged mobile applications such as land vehicles, unmanned aerial vehicles, unmanned underwater vehicles, and a...
( 06/14/2012 / 02:00 PM EST5EDT / 01:00 PM CST6CDT / 11:00 AM PST8PDT / 06:00 PM GMT )

On Demand

A Deep Look at the Pentagon's 2013 Budget Request for Electronics and Electro-optics Technologies

John Keller, chief editor of Military & Aerospace Electronics, brings his 30-plus years of experience covering the aerospace and defense industry to this interactive webcast.

Mil & Aero Magazine

May 2012
Volume 23, Issue 5

M&AE Article Archives

Close this offer Close
Military & Aerospace Electronics Defense Executive Ebedded Computing Report Avionics Intelligence
Subscribe
FREE Newsletters from the Aerospace & Defense Media Group
Required field
Required field
Required field
I would like to receive the following e-mail newsletters
Military & Aerospace Electronics Weekly Yes No Required field
Defense Executive Yes No Required field
Embedded Computing Report Yes No Required field
Avionics Intelligence Yes No Required field
In order to subscribe, you must select at least one newsletter above.
No Thanks. No Thanks