Aldec delivers low-cost, mixed language simulator to FPGA market
Aldec Inc. in Henderson, Nev., is introducing a mixed language RTL simulator, the Active-HDL Designer Edition.
Aldec Inc. in Henderson, Nev., is introducing a mixed language RTL simulator, the Active-HDL Designer Edition. The product is designed to close a gap in the mixed RTL FPGA simulation market. For FPGA designers today, a price, feature, and performance gap exists between commercial EDA simulators and FPGA vendor simulators. Active-HDL Designer Edition provides FPGA designers with a mixed language simulator for less than $2,000. The product includes: IEEE mixed-language simulation support for VHDL, Verilog, and SystemVerilog (Design), 2X-plus performance gains over FPGA vendor-supplied RTL simulators, encrypted IP support, and no performance limitations on FPGA design size. FPGA designers receive technical support directly from the EDA manufacturer. Software revisions and library maintenance are the same across all configurations of Active-HDL, providing a smooth upgrade path if additional functionality is required. Capabilities such as code coverage, design rule checking, DSP modeling and verification, SystemC co-simulation, transaction-level modeling, or assertion-based verification are available. For more information, visit Aldec online at www.aldec.com.