UWB Receiver with 2 DDC Channels

Feb. 14, 2013
The UWB receiver module has two channels of digital down-conversion (DDC) embedded in Xilinx Virtex-6 FPGA. As a flexible front-end receiver, this module implements the frequency translation and channelization for the IF band signal as the FPGA firmware.The firmware is implemented on the Xilinx Virtex-6 LX240T1 FPGA and consumes about 19% of the slice registers. The firmware is an optional item available for customizing the DDC project to include more features and processing capability after IP-POLY/4 core.The optional firmware also includes the netlist version of IP-POLY/4 core and Matlab/Simulink model for IP core simulation. The Modelsim model is provided for system simulation. Download Data Sheets & Pricing Now!

Request More Information

By clicking above, I acknowledge and agree to Endeavor Business Media’s Terms of Service and to Endeavor Business Media's use of my contact information to communicate with me about offerings by Endeavor, its brands, affiliates and/or third-party partners, consistent with Endeavor's Privacy Policy. In addition, I understand that my personal information will be shared with any sponsor(s) of the resource, so they can contact me directly about their products or services. Please refer to the privacy policies of such sponsor(s) for more details on how your information will be used by them. You may unsubscribe at any time.