• Instrument to characterize the intrinsic reliability of deep submicron nanotechnology CMOS processes for microelectronics applications. The method uses a test coupon that is fabricated in multiproject wafer.

    Request More Information

    By clicking above, I agree to Endeavor Business Media's Terms of Service and consent to receive promotional communications from Endeavor, its affiliates, and partners per its Privacy Notice. I also understand my personal information will be shared with the sponsor of this content, who may contact me about their offerings per their privacy policy. I can unsubscribe anytime.