• Automatic test bench generation from C, for ModelSim or Active-HDL. Design for FPGA in ANSI C, refactor for maximum parallelism, and export optimized VHDL test benches.

    Request More Information

    By clicking above, I agree to Endeavor Business Media's Terms of Service and consent to receive promotional communications from Endeavor, its affiliates, and partners per its Privacy Notice. I also understand my personal information will be shared with the sponsor of this content, who may contact me about their offerings per their privacy policy. I can unsubscribe anytime.